TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

262.144-WORD BY 16-BIT FULL CMOS STATIC RAM

DESCRIPTION

The TC55VCM216ASTN is a 4,194,304-bit static random access memory (SRAM) organized as 262,144 words by 16 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.6 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz and a minimum cycle time of 40 ns. It is automatically placed in low-power mode at 0.7 μ A standby current (at VDD = 3 V, Ta = 25°C, typical) when chip enable ($\overline{\text{CE1}}$) is asserted high or (CE2) is asserted low. There are three control inputs. $\overline{\text{CE1}}$ and CE2 are used to select the device and for data retention control, and output enable ($\overline{\text{OE}}$) provides fast memory access. Data byte control pin ($\overline{\text{LB}}$, $\overline{\text{UB}}$) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of -40° to 85°C, the TC55VCM216ASTN can be used in environments exhibiting extreme temperature conditions. The TC55VCM216ASTN is available in a plastic 48-pin thin-small-outline package (TSOP).

FEATURES

- Low-power dissipation
 Operating: 9 mW/MHz (typical)
- Single power supply voltage of 2.3 to 3.6 V
- Power down features using $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$
- Data retention supply voltage of 1.5 to 3.6 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of -40° to 85°C
- Standby Current (maximum):

3.6 V	10 μΑ
3.0 V	5 μΑ

• Access Times (maximum):

	TC55VCM216ASTN					
	40	55				
Access Time	40 ns	55 ns				
CE1 Access Time	40 ns	55 ns				
CE2 Access Time	40 ns	55 ns				
OE Access Time	25 ns	30 ns				


Package:

TSOP 48-P-1214-0.50

(Weight: 0.35 g typ)

PIN ASSIGNMENT (TOP VIEW)

48 PIN TSOP




PIN NAMES

A0~A17	Address Inputs
CE1, CE2	Chip Enable
R/W	Read/Write Control
ŌĒ	Output Enable
ŪB, ŪB	Data Byte Control
I/O1~I/O16	Data Inputs/Outputs
V_{DD}	Power
GND	Ground
NC	No Connection
OP*	Option

^{*:} OP pin must be open or connected to GND.

Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Pin Name	A15	A14	A13	A12	A11	A10	A9	A8	NC	NC	R/W	CE2	OP	ŪB	LΒ	NC
Pin No.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Pin Name	A17	A7	A6	A5	A4	А3	A2	A1	A0	CE1	GND	ŌE	I/O1	I/O9	1/02	I/O10
Pin No.	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48
Pin Name	I/O3	I/O11	1/04	I/O12	V_{DD}	I/O5	I/O13	1/06	I/O14	1/07	I/O15	I/O8	I/O16	GND	NC	A16

BLOCK DIAGRAM





OPERATING MODE

MODE	CE1	CE2	ŌĒ	R/W	LΒ	ŪB	I/O1~I/O8	I/O9~I/O16	POWER
	L	Н	L	Н	L	L	Output	Output	I _{DDO}
Read	L	Н	L	Н	Н	L	High-Z	Output	I _{DDO}
	L	Н	L	Н	L	Н	Output	High-Z	I _{DDO}
	L	Н	*	L	L	L	Input	Input	I _{DDO}
Write	L	Н	*	L	Н	L	High-Z	Input	I _{DDO}
	L	Н	*	L	L	Н	Input	High-Z	I _{DDO}
	L	Н	Н	Н	L	L	High-Z	High-Z	I _{DDO}
Output Deselect	L	Н	Н	Н	Н	L	High-Z	High-Z	I _{DDO}
	L	Н	Н	Н	L	Н	High-Z	High-Z	I _{DDO}
	Н	*	*	*	*	*	High-Z	High-Z	I _{DDS}
Standby	*	L	*	*	*	*	High-Z	High-Z	I _{DDS}
	*	*	*	*	Н	Н	High-Z	High-Z	I _{DDS}

^{* =} don't care

MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V_{DD}	Power Supply Voltage	-0.3~4.2	V
V _{IN}	Input Voltage	-0.3*~4.2	V
V _{I/O}	Input/Output Voltage	−0.5~V _{DD} + 0.5	V
P _D	Power Dissipation	0.6	W
T _{solder}	Soldering Temperature (10s)	260	°C
T _{stg}	Storage Temperature	-55~150	°C
T _{opr}	Operating Temperature	-40~85	°C

^{*: -2.0} V when measured at a pulse width of 20ns

DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)

SYMBOL	PARAMETER	R	MIN	TYP	MAX	UNIT	
V_{DD}	Power Supply Voltage	2.3	_	3.6	V		
V	Innut High Voltage	V _{DD} = 2.3 V~2.7 V	2.0		V + 0.2	V	
V _{IH}	Input High Voltage	V _{DD} = 2.7 V~3.6 V	2.2		V _{DD} + 0.3	V	
V _{IL}	Input Low Voltage		-0.3*	_	$V_{DD} \times 0.24$	V	
V_{DH}	Data Retention Supply Voltage	1.5	_	3.6	٧		

^{*: -2.0} V when measured at a pulse width of 20ns

H = logic high L = logic low



$\underline{DC\ CHARACTERISTICS}$ (Ta = -40° to 85°C, V_{DD} = 2.3 to 3.6 V)

SYMBOL	PARAMETER	TEST CON	DITION			MIN	TYP	MAX	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 V~V _{DD}	$V_{IN} = 0 \ V \sim V_{DD}$					±1.0	μА
loh	Output High Current	$V_{OH} = V_{DD} - 0.5 V$					_		mA
I _{OL}	Output Low Current	V _{OL} = 0.4 V	V _{OL} = 0.4 V			2.1			mA
I _{LO}	Output Leakage Current		$\overline{\text{CE1}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{CE2}} = \text{V}_{\text{IL}} \text{ or } \overline{\text{LB}} = \overline{\text{UB}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}}, \text{V}_{\text{OUT}} = 0 \text{ V} \sim \text{V}_{\text{DD}}$					±1.0	μА
I _{DDO1}		$\overline{\text{CE1}} = \text{V}_{\text{IL}} \text{ and } \text{CE2} = \text{V}_{\text{IH}} \text{ and } \\ \text{R/W} = \text{V}_{\text{IH}}, \ \overline{\text{LB}} = \overline{\text{UB}} = \text{V}_{\text{IL}},$		t _{cvcle}	MIN		_	35	mA
-0001	Operating Current	I _{OUT} = 0 mA, Other Input = V _{IH} /V _{IL}	cycle	1 μs		_	8	110 (
Innos	operating current	$\overline{\text{CE1}} = 0.2 \text{ V} \text{ and } \overline{\text{CE2}} = V_{DD} - 0.2 $ $R/W = V_{DD} - 0.2 \text{ V}, \overline{\text{LB}} = \overline{\text{UB}} = 0.2 $			MIN			30	mA
I _{DDO2}		$I_{OUT} = 0$ mA, Other Input = $V_{DD} - 0.2$ V/0.2 V	t _{cycle}	1 μs			3	IIIA	
I _{DDS1}		1) $\overline{CE1} = V_{IH} \text{ or } CE2 = V_{IL}$ 2) $\overline{LB} = \overline{UB} = V_{IH}$				I		1	mA
		1) $\overline{CE1} = V_{DD} - 0.2 V$,	$V_{DD} = 3.3 V \pm 0.3 V$	Ta = -4	.0~85°C			10	
lana.	Standby Current	CE2 = $V_{DD} - 0.2 V$ 2) CE2 = 0.2 V		Ta = 25	o°C		0.7		μА
IDDS2		3) $\overline{LB} = \overline{UB} = V_{DD} - 0.2 \text{ V},$ $\overline{CE1} = 0.2 \text{ V}.$	V _{DD} = 3.0 V	Ta = -40~40°C		_	_	2	μΛ
		CE2 = V _{DD} - 0.2 V		Ta = -4	0~85°C		_	5	

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C _{IN}	Input Capacitance	$V_{IN} = GND$	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.



$\frac{AC\ CHARACTERISTICS\ AND\ OPERATING\ CONDITIONS}{(Ta=-40^{\circ}\ to\ 85^{\circ}C,\ V_{DD}=2.7\ to\ 3.6\ V)}$

READ CYCLE

			TC55VCN	1216ASTN	١	
SYMBOL	PARAMETER	4	0	5	UNIT	
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	40	_	55	_	
t _{ACC}	Address Access Time	_	40	_	55	
t _{CO1}	Chip Enable(CE1) Access Time	_	40	_	55	
t _{CO2}	Chip Enable(CE2) Access Time	_	40	_	55	
t _{OE}	Output Enable Access Time	_	25	_	30	
t _{BA}	Data Byte Control Access Time	_	40	_	55	
t _{COE}	Chip Enable Low to Output Active	5	_	5	_	ns
toee	Output Enable Low to Output Active	0	_	0	_	
t _{BE}	Data Byte Control Low to Output Active	5	_	5	_	
t _{OD}	Chip Enable High to Output High-Z	_	20	_	25	
t _{ODO}	Output Enable High to Output High-Z	_	20	_	25	
t _{BD}	Data Byte Control High to Output High-Z	_	20	_	25	
t _{OH}	Output Data Hold Time	10	_	10	_	

WRITE CYCLE

		-	TC55VCM	1216ASTN	1	
SYMBOL	PARAMETER	4	0	5	UNIT	
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	40	_	55	_	
t _{WP}	Write Pulse Width	30	_	40	_	
t _{CW}	Chip Enable to End of Write	35	_	45	_	
t _{BW}	Data Byte Control to End of Write	35	_	45	_	
t _{AS}	Address Setup Time	0	_	0	_	ns
t _{WR}	Write Recovery Time	0	_	0	_	115
t _{ODW}	R/W Low to Output High-Z	_	20	_	25	
t _{OEW}	R/W High to Output Active	0	_	0	_	
t _{DS}	Data Setup Time	20		25		
t _{DH}	Data Hold Time	0	_	0	_	

Note: t_{OD} , t_{ODO} , t_{BD} and t_{ODW} are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.



$\frac{AC\ CHARACTERISTICS\ AND\ OPERATING\ CONDITIONS}{(Ta=-40^{\circ}\ to\ 85^{\circ}C,\ V_{DD}=2.3\ to\ 3.6\ V)}$

READ CYCLE

		-	TC55VCM	1216ASTN	١	
SYMBOL	PARAMETER	4	0	5	UNIT	
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	55	_	70	_	
t _{ACC}	Address Access Time	_	55	_	70	
t _{CO1}	Chip Enable(CE1) Access Time	_	55	_	70	
t _{CO2}	Chip Enable(CE2) Access Time	_	55	_	70	
toE	Output Enable Access Time	_	30	_	35	
t _{BA}	Data Byte Control Access Time	_	55	_	70	
tCOE	Chip Enable Low to Output Active	5	_	5	_	ns
toee	Output Enable Low to Output Active	0	_	0	_	
t _{BE}	Data Byte Control Low to Output Active	5	_	5	_	
t _{OD}	Chip Enable High to Output High-Z	_	25	_	30	
t _{ODO}	Output Enable High to Output High-Z	_	25	_	30	
t _{BD}	Data Byte Control High to Output High-Z		25		30	
t _{OH}	Output Data Hold Time	10	_	10	_	

WRITE CYCLE

SYMBOL	PARAMETER	TC55VCM216ASTN				
		40		55		UNIT
			MAX	MIN	MAX	
t _{WC}	Write Cycle Time	55	_	70	_	
t _{WP}	Write Pulse Width	40	_	50	_	
t _{CW}	Chip Enable to End of Write	45	_	55	_	
t _{BW}	Data Byte Control to End of Write	45	_	55	_	
t _{AS}	Address Setup Time	0	_	0	_	ns
t _{WR}	Write Recovery Time	0	_	0	_	115
t _{ODW}	R/W Low to Output High-Z		25	_	30	
t _{OEW}	R/W High to Output Active	0	_	0	_	
t _{DS}	Data Setup Time		_	30	_	
t _{DH}	Data Hold Time	0	_	0	_	

Note: t_{OD} , t_{ODO} , t_{BD} and t_{ODW} are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.



AC TEST CONDITIONS

PARAMETER	TEST CONDITION			
Input pulse level	0.2 V, V _{DD} × 0.7 V + 0.2 V			
t _R , t _F	1V / ns(Fig.1)			
Timing measurements	V _{DD} × 0.5			
Reference level	V _{DD} × 0.5			
Output load	30 pF + 1 TTL Gate(Fig.2)			

Fig.1: Input rise and fall time






Fig.2 : Output load




TIMING DIAGRAMS


READ CYCLE (See Note 1)




WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



WRITE CYCLE 2 (CE1 CONTROLLED) (See Note 4)




WRITE CYCLE 3 (CE2 CONTROLLED) (See Note 4)





WRITE CYCLE 4 (UB, LB CONTROLLED) (See Note 4)



Note:


- (1) R/W remains HIGH for the read cycle.
- (2) If $\overline{\text{CE1}}$ (or $\overline{\text{UB}}$ or $\overline{\text{LB}}$) goes LOW(or CE2 goes HIGH) coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If $\overline{\text{CE1}}$ (or $\overline{\text{UB}}$ or $\overline{\text{LB}}$) goes HIGH(or CE2 goes LOW) coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If \overline{OE} is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.




DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V_{DH}	Data Retention Supply Voltage			1.5	_	3.6	V
I _{DDS2}		V _{DH} = 3.6 V	Ta = -40~85°C			10	μΑ
	Standby Current	.,	Ta = -40~40°C	_	_	2	
			Ta = -40~85°C	_	_	5	
t _{CDR}	Chip Deselect to Data Retention Mode Time			0		_	ns
t _R	Recovery Time			5	_	_	ms


CE1 CONTROLLED DATA RETENTION MODE (See Note 1)



CE2 CONTROLLED DATA RETENTION MODE (See Note 3)



UB, LB CONTROLLED DATA RETENTION MODE (See Note 4)




Note:

- (1) In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is entered when $CE2 \le 0.2 \text{ V}$ or $CE2 \ge VDD 0.2 \text{ V}$.
- When $\overline{\text{CE1}}$ is operating at the VIH(min.) level, the operating current is given by IDDS1 during the transition of VDD from 2.3(2.7) to 2.2V(2.4 V).
- (3) In CE2 controlled data retention mode, minimum standby current mode is entered when CE2 \leq 0.2 V.
- (4) In \overline{UB} (or \overline{LB}) controlled data retention mode, minimum standby current mode is entered when $\overline{CE1} \le 0.2 \text{ V}$ or $\overline{CE1} \ge VDD 0.2 \text{ V}$, $\overline{CE2} \le 0.2 \text{ V}$ or $\overline{CE2} \ge VDD 0.2 \text{ V}$.
- (5) When $\overline{\text{UB}}$ (or $\overline{\text{LB}}$) is operating at the VIH(min.) level, the operating current is given by IDDS1 during the transition of VDD from 2.3(2.7) to 2.2V(2.4 V).



PACKAGE DIMENSIONS

TSOP 48-P-1214-0.50 Unit:mm



Weight: 0.35 g (typ)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.